Integrated Circuits (ICs) > Memory > FIFO > SN74V235-10PAG

SN74V235-10PAG

Texas Instruments

Part Number:	SN74V235-10PAG
Manufacturer:	Texas Instruments
Part Type:	Integrated Circuits (ICs) > Memory > FIFO > SN74V235-10PAG
Qty Available:
Description:	2048 x 18 Synchronous FIFO Memory 64-TQFP 0 to 70

Get Quote

04/23/2026 – There are 515 pieces pieces of Part Number SN74V235-10PAG Available.

PCX has Texas Instruments Integrated Circuits (ICs) > Memory > FIFO > SN74V235-10PAG Electronic Components for Sale.

Pacific Component Xchange specializes in solving challenges such as supply chain procurement, hard to find, long lead time, obsolete, cost savings, kanban and scheduled orders.

2048 x 18 Synchronous FIFO Memory 64-TQFP 0 to 70

Specifications

TYPE	DESCRIPTION
Case/Package	TQFP
Mount	Surface Mount
Number of Pins	64
Weight	274.706879 mg
Access Time	6.5 ns
Bus Directional	Unidirectional
Data Bus Width	18 b
Density	36 kb
Direction	Unidirectional
Element Configuration	Dual
Frequency	100 MHz
FWFT Support	Yes
Max Frequency	100 MHz
Max Operating Temperature	70 °C
Max Supply Current	35 mA
Max Supply Voltage	3.6 V
Memory Size	4.5 kB
Min Operating Temperature	0 °C
Min Supply Voltage	3 V
Nominal Supply Current	35 mA
Number of Circuits	2
Operating Supply Voltage	3.3 V
Packaging	Bulk
Programmable Flags Support	Yes
Retransmit Capability	No
Sync/Async	Synchronous
Word Size	18 b
Height	1.2 mm
Length	10 mm
Thickness	1 mm
Width	10 mm

Images

Documentation for Texas Instruments SN74V235-10PAG

Datasheet	View & Download SN74V235-10PAG Datasheet
Datasheet	View & Download SN74V235-10PAG Datasheet
Technical Drawing	View & Download SN74V235-10PAG Technical Drawing
Datasheet	View & Download SN74V235-10PAG Datasheet
Datasheet	View & Download SN74V235-10PAG Datasheet

Alternate Descriptions

Descriptions of Texas Instruments SN74V235-10PAG provided by its distributors.
2048 x 18 Synchronous FIFO Memory 64-TQFP 0 to 70
FIFO Mem Sync Dual Depth/Width Uni-Dir 2K x 18 64-Pin TQFP Tray
FIFO Logic IC; Frequency Max:133MHz; Supply Voltage Min:3V; Supply Voltage Max:3.6V; Package/Case:64-TQFP; No. of Pins:64; Operating Temperature Range:0°C to +70°C; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes ;RoHS Compliant: Yes
The SN74V215, SN74V225, SN74V235, and SN74V245 are very high-speed, low-power CMOS clocked first-in first-out (FIFO) memories. They support clock frequencies up to 133 MHz and have read-access times as fast as 5 ns. These DSP-Sync (TM) FIFO memories feature read and write controls for use in applications such asDSP-to-processor communication, DSP-to-analog front end (AFE) buffering, network, video, and data communications. These are synchronous FIFOs, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between DSPs, microprocessors, and/or buses controlled by a synchronous interface. An output-enable (OE) input controls the 3-state output. The synchronous FIFOs have two fixed flags, empty flag/output ready (EF/OR) and full flag/input ready (FF/IR),and two programmable flags, almost-empty (PAE) and almost-full (PAF). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin (LD). Ahalf-full flag (HF) is available when the FIFO is used in a single-device configuration. Two timing modes of operation are possible with these devices: first-word fall-through (FWFT) mode and standard mode. In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A read enable (REN) does not have to be asserted for accessing the first word. In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless aspecific read operation is performed. A read operation, which consists of activating REN and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines. These devices are depth expandable, using a daisy-chain technique or FWFT mode. The XI and XO pins areused to expand the FIFOs. In depth-expansion configuration, first load (FL) is grounded on the first device and set to high for all other devices in the daisy chain. The SN74V215, SN74V225, SN74V235, and SN74V245 are characterized for operation from 0oC to 70oC. Copyright (C) 2002, Texas Instruments Incorporated Production DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN74V235-10PAG

Texas Instruments

Specifications

Images

Documentation for Texas Instruments SN74V235-10PAG

Alternate Descriptions

Title

FAQ’s

What is the equivalent product to Texas Instruments SN74V235-10PAG?

What is the package type of SN74V235-10PAG?

What is the maximum operating temperature for SN74V235-10PAG?

What is the memory size of SN74V235-10PAG?

Electronic Component Search