Integrated Circuits (ICs) > Memory > FIFO > SN74ALS229BN

SN74ALS229BN

Texas Instruments

Part Number:	SN74ALS229BN
Manufacturer:	Texas Instruments
Part Type:	Integrated Circuits (ICs) > Memory > FIFO > SN74ALS229BN
Qty Available:
Description:	FIFO Mem Async Dual Uni-Dir 16 x 5 20-Pin PDIP Tube

Get Quote

04/23/2026 – There are 515 pieces pieces of Part Number SN74ALS229BN Available.

PCX has Texas Instruments Integrated Circuits (ICs) > Memory > FIFO > SN74ALS229BN Electronic Components for Sale.

Pacific Component Xchange specializes in solving challenges such as supply chain procurement, hard to find, long lead time, obsolete, cost savings, kanban and scheduled orders.

FIFO Mem Async Dual Uni-Dir 16 x 5 20-Pin PDIP Tube

Specifications

TYPE	DESCRIPTION
Case/Package	DIP
Mount	Through Hole
Number of Pins	20
Data Rate	40 Mbps
Frequency	40 MHz
Max Operating Temperature	70 °C
Min Operating Temperature	0 °C

Images

Documentation for Texas Instruments SN74ALS229BN

Datasheet	View & Download SN74ALS229BN Datasheet
Datasheet	View & Download SN74ALS229BN Datasheet

Alternate Descriptions

Descriptions of Texas Instruments SN74ALS229BN provided by its distributors.
FIFO Mem Async Dual Uni-Dir 16 x 5 20-Pin PDIP Tube
FIFO Logic IC; FIFO Function:Asynchronous; Data Rate:40Mbps; Frequency:40MHz; Memory Organization - FIFO:16 x 5bit; Supply Voltage Range:4.5V to 5.5V; Logic Case Style:DIP; No. of Pins:20; Operating Temperature Range:0°C to +70°C
This 80-bit memory uses advanced low-power Schottky technology and features high speed and fast fall-through times. It is organized as 16 words by 5 bits. A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40MHz in a bit-parallel format, word by word. Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect. Status of the FIFO memory is monitored by the FULL\, EMPTY\, (FULL-2)\, and (FULL+2)\ output flags. The FULL\ output is low when the memory is full and high when it is not full. The (FULL-2)\ output is low when the memory contains 14 data words. The EMPTY\ output is low when the memory is empty and high when it is not empty. The (EMPTY+2)\ output is low when two words remain in memory. A low level on the reset (RST\) input resets the internal stack control pointers and also sets EMPTY\ low and sets FULL\, (FULL-2)\, and (EMPTY+2)\ high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK after either a RST\ pulse or from an empty condition causes EMPTY\ to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction. The SN74ALS229B is characterized for operation from 0C to 70C.

SN74ALS229BN

Texas Instruments

Specifications

Images

Documentation for Texas Instruments SN74ALS229BN

Alternate Descriptions

Title

FAQ’s

What is the memory size of SN74ALS229BN?

What is the equivalent part to Texas Instruments SN74ALS229BN?

What is the data rate and frequency of SN74ALS229BN?

What is the compliance standard of SN74ALS229BN?

Electronic Component Search